

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/890,226	06/07/2002	Yves Reignoux	09669/005001	7556
22511	7590 01/11/2005		EXAMINER	
OSHA & MAY L.L.P. 1221 MCKINNEY STREET HOUSTON, TX 77010			GEBREMARIAM, SAMUEL A	
			ART UNIT	PAPER NUMBER
			2811	
			DATE MAILED: 01/11/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office	Action Summary	Part of Paper No./Mail Date 010905			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail [5) Notice of Informal 6) Other:				
1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Bures * See the attached detailed Office action for a list	nts have been received in Applica ority documents have been receiv au (PCT Rule 17.2(a)).	ved in this National Stage			
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:	in priority under 35 U.S.C. § 119(a	a)-(d) or (f).			
Priority under 35 U.S.C. § 119		-) (d) (0			
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre 11) The oath or declaration is objected to by the Examin 11.	cepted or b) objected to by the edition of the drawing (s) be held in abeyance. So ction is required if the drawing (s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).			
Application Papers					
6)⊠ Claim(s) <u>1-7</u> is/are rejected. 7)□ Claim(s) is/are objected to. 8)□ Claim(s) are subject to restriction and/	or election requirement.				
4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed.	awn from consideration.				
4) Claim(s) <u>1-7</u> is/are pending in the application.					
Disposition of Claims					
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
 1) Responsive to communication(s) filed on 10½ 2a) This action is FINAL. 2b) This 	<u>27/04</u> . is action is non-final.				
Status					
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a report of the maximum statutory period for reply within the set or extended period for reply will, by stature Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	. 136(a). In no event, however, may a reply be tight within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON!	imely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).			
Period for Reply					
The MAILING DATE of this communication ap	Samuel A. Gebremariam	2811			
Office Action Summary	Examiner	Art Unit			
	09/890,226	REIGNOUX ET AL.			
	Application No.	Applicant(s)			

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takiar et al. US patent No. 5,422,435.

Regarding claim 1, Takiar teaches (fig. 11) an integrated circuit device, characterized in that it comprises: an active chip (212) of a semiconductor material comprising an electrical circuit, the active chip having an active face (top surface of 212) provided with a plurality of electrical connection terminals (236 and 242) and a second face (bottom surface of 212), and a complementary chip (214) having a first face (bottom surface of 214) attached to the active face of the active chip, a second face (top surface 214) and a side surface (side surface of 214), wherein the complimentary chip has a plurality of recesses (222 and 224), each recess extending through the whole thickness of the complimentary chip and extending from above a contact terminal to the side surface (refer to fig. 11).

Takiar does not explicitly teach the complementary chip has a larger thickness than the active chip wherein the active chip has a thickness of less than 100 um.

Application/Control Number: 09/890,226

Art Unit: 2811

Parameters such as thickness and width in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device quality during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust thickness of the active chip and complimentary chip of Takiar structure as claimed in order to form a densely packaged device.

Regarding claims 2 and 3, Takiar teaches substantially the entire claimed structure of claim 1 above except explicitly stating that the thickness of the active layer ranges from 5 to 50 μ m and the thickness of the complementary layer ranges from 100 to 200 μ m.

Parameters such as thickness and width in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device quality during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the thickness of the active chip and complementary chip in the structure of Takiar within the range as claimed in order to form a densely packaged device.

3. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takiar in view of Tada US patent No. 5,155,068.

Regarding claim 4, Takiar teaches substantially the entire claimed structure of claim 1 above except explicitly stating that the complementary chip is formed with the same semiconductor material as the active chip.

Application/Control Number: 09/890,226

Art Unit: 2811

Tada teaches forming an LSI chip (40) and forming complementary chip (4a) on the active chip (4b) made of silicon. Furthermore LSI chips are routinely formed of silicon material.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the same material to form both the complimentary chip and active chip as claimed in the structure of Takiar in order to form a densely packaged device.

4. Claims 5-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takiar in view admitted prior art.

Regarding claim 5, Takiar teaches substantially the entire claimed structure of claim 1 above except explicitly stating an insulating substrate having an outer face provided with outer electrical contact pads and an inner face, the second face of the active chip being attached to the substrate inner face.

Admitted prior art teaches an electronic unit for smart card comprising (fig. 1) an insulating substrate (18) having an outer face provided with outer electrical contact pads and an inner face (upper surface of 18).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the insulating substrate taught by admitted prior art in the structure of Takiar in order to provide access for further integration.

Furthermore the combined structure of Takiar and admitted prior art would inherently have the second face of the active chip being attached to the substrate inner face, and a plurality of electrical leads, each lead having a first end connected to a

contact terminal and a second end connected to an outer contact pad and lying entirely between the plane containing the second face of the complementary chip and the insulating substrate (fig. 1 of admitted prior art).

Regarding claim 6, Takiar teaches (fig. 1, admitted prior art) substantially the entire claimed structure of claim 1 above including the insulating substrate includes windows (26), each window being disposed above an outer electric contact pad (where lead 24 is connected).

Regarding claim 7, Takiar teaches (fig. 1, admitted prior art) substantially the entire claimed structure of claim 1 above including an electronic unit according to claim 5.

Response to Arguments

5. Applicant's arguments with respect to claims 1-7 have been considered but are moot in view of new grounds of rejection.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A. Gebremariam whose telephone number is (571)-272-1653. The examiner can normally be reached on 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/890,226

Art Unit: 2811

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAG January 7, 2005

EDDIE LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800